Chatterjee, Arun Kumar.
Design, Verification and Circuit Level Implementation of a Ballistic MOSFET - Vol. 8(3), Sep- Dec - New Delhi STM Journals 2018 - 15-22p.
drain current expression is obtained for a nanoscale ballistic MOSFET within the framework of Landauer-Buttiker formalism considering intrinsic silicon channel at low temperature. The model drain current is compared with the numerical simulations of near ballistic nanoMOSFET structure. There is a reasonable agreement between the model and the numerical simulation results. This demonstrates the remarkably low value of the subthreshold slope of ballistic nanoMOSFET. Further, the design structure is incorporated in an inverter circuit which works well verifying its functionality in the integrated circuits.
EXTC Engineering
Design, Verification and Circuit Level Implementation of a Ballistic MOSFET - Vol. 8(3), Sep- Dec - New Delhi STM Journals 2018 - 15-22p.
drain current expression is obtained for a nanoscale ballistic MOSFET within the framework of Landauer-Buttiker formalism considering intrinsic silicon channel at low temperature. The model drain current is compared with the numerical simulations of near ballistic nanoMOSFET structure. There is a reasonable agreement between the model and the numerical simulation results. This demonstrates the remarkably low value of the subthreshold slope of ballistic nanoMOSFET. Further, the design structure is incorporated in an inverter circuit which works well verifying its functionality in the integrated circuits.
EXTC Engineering