Normal view MARC view ISBD view

Implementation and Analysis of 32-bit pipelined RISC Processor Architecture

By: Indira P.
Contributor(s): Kamaraju M.
Publisher: New Delhi STM Journals 2019Edition: Vol.9(1), Jan-Apr.Description: 1-14p.Subject(s): EXTC EngineeringOnline resources: Click here In: Journal of VLSI design tools & technology (JoVDTT)Summary: Pipelining is an implementation technique, in which parallel operations are performed for several instructions simultaneously, to save time, enhance speed and for better utilization of hardware units. In this paper, 32-bit, 5-stage RISC processor is used to tag the pipeline stages to obtain the optimized results. The architecture of the processor containing several elements reduces the debugs and upholds the high performance through critical functions. When compared to our closest counterpart in implementing the pipeline technique, the occupied area of our model is reduced by 25%; and leads speed by 52%. The simulation and synthesis is carried out by the Xilinx platform with supported MATLAB graphs to describe the relationship between various parameters.
Tags from this library: No tags from this library for this title. Log in to add tags.
    average rating: 0.0 (0 votes)
Item type Current location Call number Status Date due Barcode Item holds
Articles Abstract Database Articles Abstract Database School of Engineering & Technology
Archieval Section
Not for loan 2020115
Total holds: 0

Pipelining is an implementation technique, in which parallel operations are performed for several instructions simultaneously, to save time, enhance speed and for better utilization of hardware units. In this paper, 32-bit, 5-stage RISC processor is used to tag the pipeline stages to obtain the optimized results. The architecture of the processor containing several elements reduces the debugs and upholds the high performance through critical functions. When compared to our closest counterpart in implementing the pipeline technique, the occupied area of our model is reduced by 25%; and leads speed by 52%. The simulation and synthesis is carried out by the Xilinx platform with supported MATLAB graphs to describe the relationship between various parameters.

There are no comments for this item.

Log in to your account to post a comment.

Click on an image to view it in the image viewer

Unique Visitors hit counter Total Page Views free counter
Implemented and Maintained by AIKTC-KRRC (Central Library).
For any Suggestions/Query Contact to library or Email: librarian@aiktc.ac.in | Ph:+91 22 27481247
Website/OPAC best viewed in Mozilla Browser in 1366X768 Resolution.

Powered by Koha