A 10-bit Pipeline ADC with Background Calibration and Digital Correction
By: Bhatkar, S. I
.
Contributor(s): Dalu, S. S
.
Publisher: New Delhi Journals Pub 2019Edition: Vol.5(2), Jul-Dec.Description: 31-36p.Subject(s): EXTC Engineering![](/opac-tmpl/bootstrap/images/filefind.png)
Item type | Current location | Call number | Status | Date due | Barcode | Item holds |
---|---|---|---|---|---|---|
![]() |
School of Engineering & Technology Archieval Section | Not for loan | 2020-2021193 |
Total holds: 0
Analog-to-digital converter play a vital role in communication systems and signal processing. This paper describes 10-bit pipeline analog to digital convertor with background calibration and digital correction. The proposed ADC achieves low power, high resolution and high-speed operation due to efficient design of a low power high performance operational amplifier for the pipeline stages.
There are no comments for this item.