Analysis of 2-Stage Inverter Delay Line with Supply Voltage Variation

Dubey, Bhupendra

Analysis of 2-Stage Inverter Delay Line with Supply Voltage Variation - Vol.9(1), Jan-Apr - New Delhi STM Journals 2019 - 31-35p.

Nowadays, the performance parameters should not affect the variation in fixed parameters like leakage current, leakage power, propagation delay, and power delay product. So this study is basically focused on the effects of changes in supply voltage (0.8–1.2V) on the various performance parameters of 2-stage inverter based delay line based on CMOS architecture. A delay line is a discrete element in digital theory, which simply allows a signal to be delayed by the number of samples. The effects of changes in supply voltage on leakage current, leakage power, and propagation delay and PDP product have been studied. SPICE simulation tool is used for this analysis with 32nm technology node.


Electrical Engineering
Unique Visitors hit counter Total Page Views free counter
Implemented and Maintained by AIKTC-KRRC (Central Library).
For any Suggestions/Query Contact to library or Email: librarian@aiktc.ac.in | Ph:+91 22 27481247
Website/OPAC best viewed in Mozilla Browser in 1366X768 Resolution.