Efficient multiplier design using modified adders at transistor

Khurana, Himashu

Efficient multiplier design using modified adders at transistor - Vol.6(1), Jan-Apr - Ghaziabad Mantech Publications 2021 - 13-21p.

Constant evolution of current mobile,small gadgets and applications has had a huge impact on ultralow power circuit design. For decreased power consumption, many methodologies and techniques have been effectively applied to the power, performance area of the design spectrum. A more aggressive approach is safe in some situations where ultralow power consumption is the key need and performance is secondary.


EXTC Engineering
Unique Visitors hit counter Total Page Views free counter
Implemented and Maintained by AIKTC-KRRC (Central Library).
For any Suggestions/Query Contact to library or Email: librarian@aiktc.ac.in | Ph:+91 22 27481247
Website/OPAC best viewed in Mozilla Browser in 1366X768 Resolution.