High-level Estimation and Exploration of Reliability for Multi-Processor System-on-Chip [electronic resource] /
Language: ENG Series: Computer Architecture and Design MethodologiesPublisher: Singapore : Springer Singapore : Imprint: Springer, 2018Edition: 1st ed. 2018Description: XX, 197 p. 104 illus., 72 illus. in color. | Binding - Card Paper |Content type:- text
- computer
- online resource
- 9789811010736
- 621.3815 23
This book introduces a novel framework for accurately modeling the errors in nanoscale CMOS technology and developing a smooth tool flow at high-level design abstractions to estimate and mitigate the effects of errors. The book presents novel techniques for high-level fault simulation and reliability estimation as well as architecture-level and system-level fault tolerant designs. It also presents a survey of state-of-the-art problems and solutions, offering insights into reliability issues in digital design and their cross-layer countermeasures. .
There are no comments on this title.