Local cover image
Local cover image
Image from Google Jackets

Novel Conflict-Free Efficient Memory-Based Real FFT Processor using UTB

By: Contributor(s): Publication details: Noida STM Journals 2019Edition: Vol.9(3), Sep-DecDescription: 1-11pSubject(s): Online resources: In: Journal of VLSI design tools & technology (JoVDTT)Summary: We present “A Novel Conflict-Free Efficient Memory-Based Real Fast Fourier Transform (RFFT) using Urdhva Tiryagbhayam Butterfly”. In this paper different FFT lengths for address schemes are integrated that supports FFT processing which are used in diverse systems such as telecommunications. Address methods for various FFT lengths are coordinated in this paper to help FFT processing for different frameworks like broadcast communications. The memory bank and address can be produced by modulo and multiplication tasks of the deterioration digits. For both Single Power Point (SPP) and Non Single Power Point (NSPP) FFTs, high-radix calculation and parallel-processing method can be utilized to build the throughput. Moreover, a decomposition method, named High Radix Small Butterfly (HRSB), is designed to suit the high-radix algorithm. In the spot of HRSB, the Urdhva Tiryagbhyam Butterfly (UTB) is utilizes to increase the speed of multiplications. Both proposed and existed architecture will be implemented in various FPGA architectures to compare different parameters like area, power and delay. The throughput results are shown along with comparisons.
Tags from this library: No tags from this library for this title. Log in to add tags.
Star ratings
    Average rating: 0.0 (0 votes)
Holdings
Item type Current library Status Barcode
Articles Abstract Database Articles Abstract Database School of Engineering & Technology Archieval Section Not for loan 2020-2021210
Total holds: 0

We present “A Novel Conflict-Free Efficient Memory-Based Real Fast Fourier Transform (RFFT) using Urdhva Tiryagbhayam Butterfly”. In this paper different FFT lengths for address schemes are integrated that supports FFT processing which are used in diverse systems such as telecommunications. Address methods for various FFT lengths are coordinated in this paper to help FFT processing for different frameworks like broadcast communications. The memory bank and address can be produced by modulo and multiplication tasks of the deterioration digits. For both Single Power Point (SPP) and Non Single Power Point (NSPP) FFTs, high-radix calculation and parallel-processing method can be utilized to build the throughput. Moreover, a decomposition method, named High Radix Small Butterfly (HRSB), is designed to suit the high-radix algorithm. In the spot of HRSB, the Urdhva Tiryagbhyam Butterfly (UTB) is utilizes to increase the speed of multiplications. Both proposed and existed architecture will be implemented in various FPGA architectures to compare different parameters like area, power and delay. The throughput results are shown along with comparisons.

There are no comments on this title.

to post a comment.

Click on an image to view it in the image viewer

Local cover image
Share
Unique Visitors hit counter Total Page Views free counter
Implemented and Maintained by AIKTC-KRRC (Central Library).
For any Suggestions/Query Contact to library or Email: librarian@aiktc.ac.in | Ph:+91 22 27481247
Website/OPAC best viewed in Mozilla Browser in 1366X768 Resolution.