Local cover image
Image from Google Jackets
Efficient multiplier design using modified adders at transistor
Publication details: Ghaziabad Mantech Publications 2021Edition: Vol.6(1), Jan-AprDescription: 13-21pSubject(s): In: Journal of research in VLSI design tools and technologySummary: Constant evolution of current mobile,small gadgets and applications has had a huge impact on ultralow power circuit design. For decreased power consumption, many methodologies and techniques have been effectively applied to the power, performance area of the design spectrum. A more aggressive approach is safe in some situations where ultralow power consumption is the key need and performance is secondary.| Item type | Current library | Status | Barcode | |
|---|---|---|---|---|
Articles Abstract Database
|
School of Engineering & Technology Archieval Section | Not for loan | 2022-0606 |
Total holds: 0
Constant evolution of current mobile,small gadgets and applications has had a huge impact on ultralow power circuit design. For decreased power consumption, many methodologies and techniques have been effectively applied to the power, performance area of the design spectrum. A more aggressive approach is safe in some situations where ultralow power consumption is the key need and performance is secondary.
There are no comments on this title.
Log in to your account to post a comment.
Click on an image to view it in the image viewer