Fuzzy Logic Based Power-Efficient Real-Time Multi-Core System [electronic resource] /

By:

Ahmed, Jameel [author.]

Contributor(s):

Language: ENG Series: SpringerBriefs in Computational IntelligencePublisher: Singapore : Springer Singapore : Imprint: Springer, 2017Edition: 1st ed. 2017Description: IX, 62 p. 40 illus., 22 illus. in color. | Binding - Card Paper |Content type:

text

Media type:

computer

Carrier type:

online resource

ISBN:

9789811031205

Subject(s):

Additional physical formats: Printed edition:: No title; Printed edition:: No titleDDC classification:

006.3 23

Online resources:

Click here to access eBook in Springer Nature platform. (Within Campus only.)

In: Springer Nature eBookSummary: This book focuses on identifying the performance challenges involved in computer architectures, optimal configuration settings and analysing their impact on the performance of multi-core architectures. Proposing a power and throughput-aware fuzzy-logic-based reconfiguration for Multi-Processor Systems on Chip (MPSoCs) in both simulation and real-time environments, it is divided into two major parts. The first part deals with the simulation-based power and throughput-aware fuzzy logic reconfiguration for multi-core architectures, presenting the results of a detailed analysis on the factors impacting the power consumption and performance of MPSoCs. In turn, the second part highlights the real-time implementation of fuzzy-logic-based power-efficient reconfigurable multi-core architectures for Intel and Leone3 processors. .

List(s) this item appears in: Springer Nature eBooks

Tags from this library: No tags from this library for this title. Log in to add tags.

Average rating: 0.0 (0 votes)

No physical items for this record

This book focuses on identifying the performance challenges involved in computer architectures, optimal configuration settings and analysing their impact on the performance of multi-core architectures. Proposing a power and throughput-aware fuzzy-logic-based reconfiguration for Multi-Processor Systems on Chip (MPSoCs) in both simulation and real-time environments, it is divided into two major parts. The first part deals with the simulation-based power and throughput-aware fuzzy logic reconfiguration for multi-core architectures, presenting the results of a detailed analysis on the factors impacting the power consumption and performance of MPSoCs. In turn, the second part highlights the real-time implementation of fuzzy-logic-based power-efficient reconfigurable multi-core architectures for Intel and Leone3 processors. .

There are no comments on this title.

to post a comment.