| 000 | a | ||
|---|---|---|---|
| 999 |
_c18116 _d18116 |
||
| 003 | OSt | ||
| 005 | 20221107095258.0 | ||
| 008 | 221107b xxu||||| |||| 00| 0 eng d | ||
| 040 |
_aAIKTC-KRRC _cAIKTC-KRRC |
||
| 100 |
_918919 _aBhaskar, M. K. |
||
| 245 | _aDigital to analog converter: a survey | ||
| 250 | _aVol.12(1), Jan-Feb | ||
| 260 |
_aHaryana _bIOSR - International Organization of Scientific Research _c2022 |
||
| 300 | _a1-6p. | ||
| 520 | _aFor decades, there have been many developments found in the field of design techniques or strategies of digital to analog converter (DAC) to meet desired performance requirements of their endless applications among them few are wireless sensor networks (WSNs), radio communication , IoT applications and so on. Based on the literature review this paper exploits a brief summary of different DAC architecture, design strategies and techniques, and DAC modelling considering low power consumption, high performance and optimum area. These design methodology can be categorized into different classifications depending on optimum architecture and performance. | ||
| 650 | 0 |
_94619 _aEXTC Engineering |
|
| 700 |
_918920 _aMeghana, R. |
||
| 773 | 0 |
_x2319 – 4197 _tIOSR journal of VLSI and signal processing (IOSR-JVSP) _dGurgaon International Organization Of Scientific Research (IOSR) |
|
| 856 |
_uhttps://www.iosrjournals.org/iosr-jvlsi/papers/vol12-issue1/Ser-1/A12010106.pdf _yClick here |
||
| 942 |
_2ddc _cAR |
||