| 000 -LEADER |
|---|
| fixed length control field |
a |
| 003 - CONTROL NUMBER IDENTIFIER |
|---|
| control field |
OSt |
| 005 - DATE AND TIME OF LATEST TRANSACTION |
|---|
| control field |
20191216103309.0 |
| 008 - FIXED-LENGTH DATA ELEMENTS--GENERAL INFORMATION |
|---|
| fixed length control field |
191216b xxu||||| |||| 00| 0 eng d |
| 040 ## - CATALOGING SOURCE |
|---|
| Original cataloging agency |
AIKTC-KRRC |
| Transcribing agency |
AIKTC-KRRC |
| 100 ## - MAIN ENTRY--PERSONAL NAME |
|---|
| 9 (RLIN) |
11194 |
| Author |
Gandhi, Priyesh P. |
| 245 ## - TITLE STATEMENT |
|---|
| Title |
High Speed Low Offset Power Efficient Fully Differential Double Tail Dynamic Comparator |
| 250 ## - EDITION STATEMENT |
|---|
| Volume, Issue number |
Vol.8(1), Jan-Apr |
| 260 ## - PUBLICATION, DISTRIBUTION, ETC. |
|---|
| Place of publication, distribution, etc. |
New Delhi |
| Name of publisher, distributor, etc. |
STM Journals |
| Year |
2018 |
| 300 ## - PHYSICAL DESCRIPTION |
|---|
| Pagination |
7-16p. |
| 520 ## - SUMMARY, ETC. |
|---|
| Summary, etc. |
This paper comprises a novel fully differential double tail high performance comparators suitable for low-voltage low-power applications. A fully differential double tail comparator has been designed to meet the requirement of high speed, low power consumption with low offset voltage. Authors have proposed novel architecture of dynamic voltage comparator which is differential and double tail and verified the architecture by simulation in TSMC 180nm technology with ±0.9V supply. The proposed comparator has very wide dynamic range, low offset, low propagation delay with less power dissipation. The power consumption of the proposed comparator 43% less as compared to conventional comparators with improved dynamic range and very low offset voltage. |
| 650 #0 - SUBJECT ADDED ENTRY--TOPICAL TERM |
|---|
| 9 (RLIN) |
4619 |
| Topical term or geographic name entry element |
EXTC Engineering |
| 700 ## - ADDED ENTRY--PERSONAL NAME |
|---|
| 9 (RLIN) |
11195 |
| Co-Author |
Devashrayee, N. M. |
| 773 0# - HOST ITEM ENTRY |
|---|
| International Standard Serial Number |
2321–6492 |
| Title |
Journal of VLSI design tools & technology (JoVDTT) |
| Place, publisher, and date of publication |
Noida STM Journals |
| 856 ## - ELECTRONIC LOCATION AND ACCESS |
|---|
| URL |
http://engineeringjournals.stmjournals.in/index.php/JoVDTT/article/view/293 |
| Link text |
Click here |
| 942 ## - ADDED ENTRY ELEMENTS (KOHA) |
|---|
| Source of classification or shelving scheme |
|
| Koha item type |
Articles Abstract Database |
