| 000 -LEADER |
|---|
| fixed length control field |
a |
| 003 - CONTROL NUMBER IDENTIFIER |
|---|
| control field |
OSt |
| 005 - DATE AND TIME OF LATEST TRANSACTION |
|---|
| control field |
20191104115308.0 |
| 008 - FIXED-LENGTH DATA ELEMENTS--GENERAL INFORMATION |
|---|
| fixed length control field |
191104b xxu||||| |||| 00| 0 eng d |
| 040 ## - CATALOGING SOURCE |
|---|
| Original cataloging agency |
AIKTC-KRRC |
| Transcribing agency |
AIKTC-KRRC |
| 100 ## - MAIN ENTRY--PERSONAL NAME |
|---|
| 9 (RLIN) |
10292 |
| Author |
Devaraju, T. |
| 245 ## - TITLE STATEMENT |
|---|
| Title |
Performance Evaluation of Single Phase Cascaded Nine Level Inverter using Photovoltaic (PV) SystemPerformance Evaluation of Single Phase Cascaded Nine Level Inverter using Photovoltaic (PV) System |
| 250 ## - EDITION STATEMENT |
|---|
| Volume, Issue number |
Vol.8(1), Ja-Apr |
| 260 ## - PUBLICATION, DISTRIBUTION, ETC. |
|---|
| Place of publication, distribution, etc. |
New Delhi |
| Name of publisher, distributor, etc. |
STM Journals |
| Year |
2018 |
| 300 ## - PHYSICAL DESCRIPTION |
|---|
| Pagination |
30-47p. |
| 520 ## - SUMMARY, ETC. |
|---|
| Summary, etc. |
Multilevel inverters are considered at present as the state of the art power conversion systems for high power and power quality demanding applications. This paper’s objective is to propose a modified cascaded nine-level inverter topology for a virtually sinusoidal output voltage, less number of power switches, results in decreased complexity and reduced total harmonic distortion (THD). The structure is simple and easy to be extended to higher level but also its gate driver circuits are simplified because the number of active switches is reduced. The pulse width modulation technique with multicarrier scheme is employed to generate the gating signals for the power switches. This ability contained by comparing the proposed topology with the conventional topologies from aforementioned point of analysis. The performance as well as useful accuracy of the proposed topology with innovative technique into generating voltage levels is used for nine-level inverter throughout simulation using PROTEUS and MATLAB/SIMULINK experimental result. |
| 650 #0 - SUBJECT ADDED ENTRY--TOPICAL TERM |
|---|
| 9 (RLIN) |
4623 |
| Topical term or geographic name entry element |
Electrical Engineering |
| 700 ## - ADDED ENTRY--PERSONAL NAME |
|---|
| 9 (RLIN) |
10293 |
| Co-Author |
Dinakaran, C. |
| 773 0# - HOST ITEM ENTRY |
|---|
| Place, publisher, and date of publication |
Noida STM Journals |
| International Standard Serial Number |
2321-4260 |
| Title |
Trends in electrical engineering (TEE) |
| 856 ## - ELECTRONIC LOCATION AND ACCESS |
|---|
| URL |
http://engineeringjournals.stmjournals.in/index.php/TEE/article/view/440 |
| Link text |
Click here |
| 942 ## - ADDED ENTRY ELEMENTS (KOHA) |
|---|
| Source of classification or shelving scheme |
|
| Koha item type |
Articles Abstract Database |
