Performance Evaluation of Single Phase Cascaded Nine Level Inverter using Photovoltaic (PV) SystemPerformance Evaluation of Single Phase Cascaded Nine Level Inverter using Photovoltaic (PV) System
By: Devaraju, T
.
Contributor(s): Dinakaran, C.
Publisher: New Delhi STM Journals 2018Edition: Vol.8(1), Ja-Apr.Description: 30-47p.Subject(s): Electrical EngineeringOnline resources: Click here
In:
Trends in electrical engineering (TEE)Summary: Multilevel inverters are considered at present as the state of the art power conversion systems for high power and power quality demanding applications. This paper’s objective is to propose a modified cascaded nine-level inverter topology for a virtually sinusoidal output voltage, less number of power switches, results in decreased complexity and reduced total harmonic distortion (THD). The structure is simple and easy to be extended to higher level but also its gate driver circuits are simplified because the number of active switches is reduced. The pulse width modulation technique with multicarrier scheme is employed to generate the gating signals for the power switches. This ability contained by comparing the proposed topology with the conventional topologies from aforementioned point of analysis. The performance as well as useful accuracy of the proposed topology with innovative technique into generating voltage levels is used for nine-level inverter throughout simulation using PROTEUS and MATLAB/SIMULINK experimental result.
| Item type | Current location | Call number | Status | Date due | Barcode | Item holds |
|---|---|---|---|---|---|---|
Articles Abstract Database
|
School of Engineering & Technology Archieval Section | Not for loan | 2020070 |
Multilevel inverters are considered at present as the state of the art power conversion systems for high power and power quality demanding applications. This paper’s objective is to propose a modified cascaded nine-level inverter topology for a virtually sinusoidal output voltage, less number of power switches, results in decreased complexity and reduced total harmonic distortion (THD). The structure is simple and easy to be extended to higher level but also its gate driver circuits are simplified because the number of active switches is reduced. The pulse width modulation technique with multicarrier scheme is employed to generate the gating signals for the power switches. This ability contained by comparing the proposed topology with the conventional topologies from aforementioned point of analysis. The performance as well as useful accuracy of the proposed topology with innovative technique into generating voltage levels is used for nine-level inverter throughout simulation using PROTEUS and MATLAB/SIMULINK experimental result.
Click on an image to view it in the image viewer
There are no comments for this item.