Novel Memristor-Based SRAM Design with Improved Stability in Sub-Threshold Region
By: Gupta, Himanshu
.
Contributor(s): Bansal, Sandeep.
Publisher: New york Springer 2022Edition: Vol, 103(6), Dec.Description: 1863-1873p.Subject(s): Electrical EngineeringOnline resources: Click here
In:
Journal of the institution of engineers (India): Series BSummary: performance of Static Random Access Memory reduces drastically in terms of access energy and leakage power when it is operated in sub-threshold region. But, as the technology is advancing toward miniaturization it becomes important that the device should perform efficiently in sub-threshold region because when it operates in sub-threshold low power consumption and higher performance can be achieved. It becomes very challenging and tedious task to operate a SRAM cell in sub-threshold region. So, as to overcome this challenge a novel design of SRAM has been proposed in this work using memristors. This design not only provides better write stability but also consumes lesser power. In this paper, analysis of Write Static Noise Margin, Read Static Noise Margin and Power consumption have been performed for the novel design using different technologies i.e., 180 nm, 90 nm and 45 nm in Cadence Virtuoso. The write stability of this design has been analyzed for different supply voltages and different aspect ratios. To the best of author’s knowledge, this design of SRAM has not been proposed before. The RSNM and WSNM have been calculated for the design by using the butterfly method and a semi-analytical method for all the simulations at different technology nodes. It has been observed that both the values of WSNM follow each other very closely at all the technology nodes. The values have been compared with various memristor-based designs, and it is found that the proposed 4T4M design consumes much less power (~ × 15 times) than other proposed memristor-based memories.
| Item type | Current location | Call number | Status | Date due | Barcode | Item holds |
|---|---|---|---|---|---|---|
Articles Abstract Database
|
School of Engineering & Technology Archieval Section | Not for loan | 2022-2332 |
performance of Static Random Access Memory reduces drastically in terms of access energy and leakage power when it is operated in sub-threshold region. But, as the technology is advancing toward miniaturization it becomes important that the device should perform efficiently in sub-threshold region because when it operates in sub-threshold low power consumption and higher performance can be achieved. It becomes very challenging and tedious task to operate a SRAM cell in sub-threshold region. So, as to overcome this challenge a novel design of SRAM has been proposed in this work using memristors. This design not only provides better write stability but also consumes lesser power. In this paper, analysis of Write Static Noise Margin, Read Static Noise Margin and Power consumption have been performed for the novel design using different technologies i.e., 180 nm, 90 nm and 45 nm in Cadence Virtuoso. The write stability of this design has been analyzed for different supply voltages and different aspect ratios. To the best of author’s knowledge, this design of SRAM has not been proposed before. The RSNM and WSNM have been calculated for the design by using the butterfly method and a semi-analytical method for all the simulations at different technology nodes. It has been observed that both the values of WSNM follow each other very closely at all the technology nodes. The values have been compared with various memristor-based designs, and it is found that the proposed 4T4M design consumes much less power (~ × 15 times) than other proposed memristor-based memories.
Click on an image to view it in the image viewer
There are no comments for this item.